A SIGNAL IDENTIFICATION MODEL FOR MIMO DESIGN

A.Vimala, Dr.P.Karthigai kumar, Y.Camy Joshya,
Department of ETE, Karpagam College of Engineering, Department of ETE, Karpagam College of Engineering, India, India,
1 tel2vimala@gmail.com pkarthigaikumar@gmail.com 2 shiyasmith@gmail.com

ABSTRACT
This paper presents the design of MIMO signal detector based on LTE-A downlink. The detector uses multiple input multiple output (MIMO) modes like Spatial multiplexing (SM), Spatial Diversity (SD) and Space Division Multiple Access (SDMA). Area efficiency is achieved by Near Maximum detection algorithms. The goal of the project is to develop a parallel multistage VLSI architecture to achieve area efficiency and high detection throughput. The MIMO modes are implemented in the pre processing stage of MIMO detector architecture. The parallel multistage VLSI architecture is used to achieve high detection throughput where multiple nodes are processed simultaneously in each layer. The Euclidean distance calculation and interference cancellation scheme reduces the critical path delay of the system. The detector design uses 2x2 antenna, 64 QAM modulations with three MIMO modes.

Key-Words
Multiple Input Multiple Output Signal detector (MIMO), spatial diversity (SD), space division multiple access (SDMA), Spatial Multiplexing(SM), Very Large Scale Integration (VLSI)

1. INTRODUCTION
The requirement of International Mobile Telecommunications Advanced (IMTA-A) standard for fourth generation wireless networking is achieved using third generation partnership project (3GPP) with LTE-A downlink. The Multiple Input Multiple Output (MIMO) communication system plays a key role in fourth generation mobile wireless communication standards to increase the data rate to several mega bits per second. The signal detector is designed based on some tree search algorithm, which achieves near ML performance with less complexity than optimal ML method performance. The MIMO transmission system uses multiple antennas at both the transmitter and receiver sides [1-3]. The basic antenna configuration used in 3GPP-LTE is 2x2 antennas which can be further increased to 4x2 or 4x4. In general to achieve beyond gigabit per second data rate LTE-A downlink is combined with Orthogonal frequency division multiple access scheme.

The VLSI implementation of MIMO detector is used to achieve high detection throughput and area efficiency [4-5]. The main objective of this project is to design an area efficient MIMO detector that supports spatial multiplexing(SM), Spatial diversity(SD) and space division multiple access(SDMA) signal detection that provide near maximum detection performance. At the algorithm level the detector is designed based on the tree expansion according to reliable nodes and extend only the reliable nodes so that only fewer branches are extended for complexity reduction[6-7]. For theoretical analysis we use algorithm level approaches and the real prediction of detector is analyzed from the parallel multistage VLSI architecture.

The development process starts from spatial multiplexing signal detection, implemented using an imbalanced expansion scheme applied to Fixed Complexity sphere decoder (FSD) [8]. The FSD algorithm is used to reduce complexity reduction. The next step is to develop the detection scheme for spatial diversity and space division multiple access scheme [7]. For theoretical verification we use real value successive interference cancellation algorithm for spatial diversity signal detection. In the detector architecture real value decomposition or qr decomposition at the pre processing stage and interference cancellation unit at the detection stage supports spatial diversity signal detection mode. For SDMA mode the Matrix permutation at the preprocessing stage reutilizes the imbalanced FSD algorithm in SM mode. The purpose of matrix permutation is to move the desired signal of each user to the top layer of search tree so that the unwanted
detections are avoided [9-12]. The performance of MIMO detector is simulated using Modelsim.

The remainder of this paper is organized as follows. In section II we give the description of LTE-A downlink system model. In section III MIMO detection algorithms is proposed. In section IV VLSI architecture is implemented. Section V explains about the results simulated and finally section VI concludes the paper.

2. MIMO SYSTEM
The LTE-A downlink MIMO transmission system uses one base station (BS) and K-user equipments (UEs) shown in fig.1. Here both the base station and user equipments has N antennas. The received N×1 complex signal vector in the n^t subcarrier of user k is given by

\[ \tilde{r}_{k,n} = \tilde{H}_{k,n} \sum_{l=1}^{l} \tilde{w}_{k,n} x_{k,n} + \tilde{w}_{k,n}; \text{n}=1,2,\ldots,N_{\text{sub}} \]  

Where \( N_{\text{sub}} \) is number of sub carriers,

\[ \tilde{H}_{k,n} = N \times N \] is complex channel matrix between the base station and k^t UE,

\[ \tilde{x}_{k,n} = x^{(0)}_{k,n}, \ldots, \tilde{x}_{(P+j)k,n} \] is the P layers of transmitted symbols,

\[ \tilde{w}_{k,n} \] is the vector of identically distributed zero mean Gaussian noise samples,

\[ \tilde{W}_{k,n} \] is N×P precoding matrix selected from finite codebook

In this project k=1 and P=N in both SM and SD transmissions. \( \tilde{W}_{k} \) is set to be N dimensional identity matrix in SM system and an Alamouti space frequency coding matrix in SD system [13-14]. For SDMA system, according to 3GPP LTE standard P is set to one. K is set to N and \( \tilde{W}_{k,n} \) is chosen such that \( \tilde{W}_{k,n}^H \cdot \tilde{W}_{k,n} = 1 \) and \( \tilde{W}_{k,n}^H \cdot \tilde{W}_{l,n}, (l \neq k) = 0 \) \( \tilde{W}_{k,n}^H \) means hermitian transpose of \( \tilde{W}_{k,n} \).

![Fig 1: LTE-A downlink transmission system](image)

3. MIMO DETECTION ALGORITHMS
The objective of MIMO detection algorithm is to recover the original transmitted by knowing the received signal and channel. The MIMO detection with near ML algorithm have better performance and high hardware utilization by sharing most of the operations among different nodes.

3.1 Signal Detection Algorithms for SM Mode
Fixed Complexity sphere Decoder (FSD) algorithm is used for signal detection in spatial Multiplexing (SM) mode. The purpose of FSD algorithm is, it searches only the fixed number of possible transmitted signals, generated by a small subset of all possible signals located around the received signal vector. The FSD transforms the closest point search problem to a tree search procedure by performing QR decomposition to the channel matrix \( H = QR \), where Q is unitary and R is upper triangular matrix.

FSD carries the tree search procedure to calculate the partial Euclidean distance (PED) between the nodes of the tree and it is given by

\[ T_i = T_{i+2} + \text{inc}_{i+1} \]

\[ \text{inc}_{i} = \left| y_{i} - \sum_{j=j+2}^{N} R_{i,i} x_{j} \right|^2 = \left| \tilde{y}_{i} - R_{i,i} x_{i} \right|^2 \]

\[ \text{inc}_{i+1} = \left| y_{i+1} - \sum_{j=j+2}^{N} R_{i+1,i+1} x_{j} - R_{i+1,i+1} x_{i+1} \right|^2 = \left| \tilde{y}_{i+1} - R_{i+1,i+1} x_{i+1} \right|^2 \]

Where \( T_i \) is the partial Euclidean distance between the nodes

The reliability of the candidate node is related to the PED, large PED the node is discarded and it is not transmitted and smaller PED the node is transmitted. The imbalanced FSD possess low complexity and hardware saving is good.

3.2 Signal Detection for SD Mode
The real value or QR decomposition at the pre processing stage and interference cancellation at detection stage is used for signal detection in SD mode. The resulting orthogonal real-valued representation of the QR-decomposed \( (H = Q R) \) system model is then given as (the user index \( k \) is also neglected here in the SD mode)

\[ y_n = R_{n} s_n + v_n, n \in \{1,2\} \]  

COPYRIGHT TO IJETIE
The inter-antenna interference introduced by $x_2$ is canceled from $y_i(n, i \in \{1, 2\})$ after we get the result of $x_2$

$$\tilde{y}_i = y_i - \sum_{l=1}^{d} R_{n,(i,l)} S_n$$

(4)

Since $R_{n,(i,l)} = 0(n \in \{1, 2\})$, the symbol $x_1$ is detected with a similar method given by

$$I(\tilde{x}_k) = \arg \min_{\tilde{x}_k} |(y_1^2 - y_2^2) - (R_{1,22}x_2 + R_{2,22})h(\tilde{x}_k)|^2$$

$$R(\tilde{x}_k) = \arg \min_{\tilde{x}_k} |(y_1^2 - y_2^2) - (R_{1,11}x_1 + R_{2,11})h(\tilde{x}_k)|^2$$

The detection results in the proposed algorithm are attained by decoding the real and imaginary parts of $x_1$ and $x_2$ separately. Apparently, this approach makes finding the ML nodes much simpler than the complex-value ML algorithm, because the search zone has been reduced from $M$ complex points to $\sqrt{M}$ real points. It is worth to reemphasize that this simplification is accrued from the real-value/QR decomposition and the interference cancelation.

### 3.3 Signal Detection for SDMA Mode

Detecting the downlink SDMA signal is unique in that only the signals dedicated to the $k$th user (i.e., $x_k$) are reserved. Obviously, the ML detection has the problem of spending too much detecting effort on the unwanted signals ($x_{i\neq k}$). To avoid such prohibitive computational waste while maintaining a near-ML performance, we propose to reuse the developed imbalanced-FSD algorithm. Because the original imbalanced-FSD conducts an ambitious search at the top layer of the complex-valued search tree, while using a very simple single-node expansion in the remaining layers, we make a slight modification such that the desired signal $x_k$ is moved to the top layer to guarantee a near-ML detection. The signal movement is accomplished by introducing a permutation matrix $P_k$ as

$$\tilde{y}_k = H_k P_k \tilde{x}_k + \tilde{w}_k$$

$$= H_k x_k + \tilde{w}_k$$

(6)

where $x_k = [x_k, x_{i\neq k}]^T$ is the transmit vector with $x_k$ being moved to the top layer and $P_k = [p_1, \ldots, p_{k-1}, p_{k+1}, \ldots, p_K]$ is the permutation matrix, where $p_i$ denotes an $N \times 1$ vector whose $i$th element is one, but all others are zeros.

Taking $H_k$ as the equivalent channel matrix input, the matrix-permutated-FSD then conducts exactly the imbalanced-FSD tree search to get the estimation result $x_k^P$, in which $x_k$ is the desired signal for user $k$, retained and outputted for further processing, while $x_{i\neq k}$ are the signals intended for other users, discarded after detection. Since these unneeded signals are detected at the bottom layers of the search tree where relatively low-complexity single-node expansion is performed, the proposed algorithm diminishes the wasted computation efficiently.

### 4. VLSI ARCHITECTURE

The VLSI architecture for MIMO detector supports the detection of spatial multiplexing, spatial diversity and space division multiple access MIMO signals with $2 \times 2 / 4 \times 4$ antenna and 64 QAM modulation. The goal of this project is to design an area efficient, and high throughput MIMO detector based on these techniques in both architecture and circuit level design. The detector is portioned in to a pre-processing block and four stages of process elements (PEs), corresponding to the eight layers of the search tree in the case of $4 \times 4$ MIMO configuration.

![Fig.2 VLSI architecture of MIMO signal detector](image-url)
value decomposition which leads to effective hardware saving. The PEs are divided into PE-A and PE-B. PE-A performs multiple node expansion and PE-B performs single node expansion in remaining three stages. The Min block at the output stage selects branch with smallest Euclidean distance.

5. IMPLEMENTATION RESULTS AND DISCUSSION

The designed multi mode MIMO detector is modeled in Verilog Hardware Description Language (Verilog-HDL), and simulated using Modelsim. The proposed detector will support multiple MIMO signal transmission modes namely spatial multiplexing, spatial diversity and space division multiple access. The cost reduction is achieved by the proposed method. The modified architecture reduces arithmetical operations.

6. CONCLUSION

In this project, an algorithmic design and VLSI implementation of multi mode MIMO detector is proposed. At algorithm level, imbalanced FSD, real value successive interference cancellation and matrix permuted FSD are developed for detecting spatial multiplexing, spatial diversity and space division multiple access signals respectively. The proposed parallel multistage VLSI architecture is developed for high throughput MIMO detector design.

7. REFERENCES


